|
- High Speed
Implementation Of New Resampling Architecture In Particle Filter
For Tracking Application (Eng. Zahra Talebi-2016)
- Power Developing
in residue number system multiplier based on sub-threshold
source coupled logic (Eng. Milad Kamran Keshtiban-2015)
- Design and
Implementation of Low power Coprocessor for Wireless Sensor Node
(Eng. Yahya Arzani Birgani-2015)
- Improvement of
Fourier Transform Circuits Utilizing CORDIC Algoritm (Eng.
Morteza Derakhshanzadeh-2015)
- Design and Implementation of
Efficient Architecture for Image Steganography Algorithms (Eng.
Masoud Abbasi-2014)
- FPGA Implementation of Elliptic
Curve Multiplier (Eng. Loghman Rahimzadeh-2014)
- A Novel Algorithm and Parallel
Architecture for Decimal Division by One-Digit Divisor (Eng. Hassan Khaleghirad-2014)
- Design and Implementation of
Modular Binary Signed Digit Number System with Error Detection
Capability (Eng. Maryam - Saremi - 2013)
- Low Power Digital Signal
Processor (Eng. Mohammad Nobakht - 2012)
Design and Implementation of
Spinal Mouse (Eng. Hassan Abbasi - 2013)
FPGA Implementation of Edge
Detection Algorithms (Eng. Amir Abbas Hamidi - 2013)
|
